Fig. 12From: Correction to: A novel FPGA-based test-bench framework for SDI stream verificationSystem connection to test the macroblock FPGA input/output chainBack to article page