Fig. 6From: A novel FPGA-based test-bench framework for SDI stream verificationCustom generator for macroblock check. On the left side, the sorted component input line is shown. On the right side, the expected macroblock output is shownBack to article page