Fig. 12
From: A novel FPGA-based test-bench framework for SDI stream verification
System connection to test the macroblock FPGA input/output chain
Fig. 12 | EURASIP Journal on Image and Video Processing
From: A novel FPGA-based test-bench framework for SDI stream verification
System connection to test the macroblock FPGA input/output chain