Fig. 10From: A novel FPGA-based test-bench framework for SDI stream verificationThe simulation screenshot shows a complete chain experiment with bar generatorBack to article page