Table 12 Comparison of hardware and time complexity of the proposed RMA for (9, 7) with existing architectures
From: High-performance hardware architectures for multi-level lifting-based discrete wavelet transform
From: High-performance hardware architectures for multi-level lifting-based discrete wavelet transform