Figure 9From: High-performance hardware architectures for multi-level lifting-based discrete wavelet transform Data flow graph of CPU of block ( B2 ) for lifting (5, 3) filter. Back to article page