Figure 15From: High-performance hardware architectures for multi-level lifting-based discrete wavelet transform Data flow for line buffers LB1, LB2, LB3, and LB4 of block B3 . Back to article page