Figure 13From: High-performance hardware architectures for multi-level lifting-based discrete wavelet transform Data flow of register bank of block B3 . Back to article page