Figure 8From: Design and FPGA implementation of a wireless hyperchaotic communication system for secure real-time image transmission Transmitter architecture. The transmitter architecture is composed mainly of three modules: Clock_Generator, Lorenz_Generator, and the parallel input/serial output (PISO) modules.Back to article page