Figure 8
From: Pipeline synthesis and optimization of FPGA-based video processing applications with CAL
Pipeline registers and wires for a 4-stage pipeline.
Figure 8 | EURASIP Journal on Image and Video Processing
From: Pipeline synthesis and optimization of FPGA-based video processing applications with CAL
Pipeline registers and wires for a 4-stage pipeline.