Figure 6
From: Pipeline synthesis and optimization of FPGA-based video processing applications with CAL
ASAP and ALAP pipeline stages for the scheduled operators for the YCrCb to RGB converter example with T stage = 4.12.
Figure 6 | EURASIP Journal on Image and Video Processing