Figure 6From: Pipeline synthesis and optimization of FPGA-based video processing applications with CALASAP and ALAP pipeline stages for the scheduled operators for the YCrCb to RGB converter example with T stage = 4.12.Back to article page