Figure 20
From: Pipeline synthesis and optimization of FPGA-based video processing applications with CAL
ALUT versus throughput for all implementations of the 8 × 8 1D IDCT for Altera Stratix III.
Figure 20 | EURASIP Journal on Image and Video Processing