Figure 20From: Pipeline synthesis and optimization of FPGA-based video processing applications with CALALUT versus throughput for all implementations of the 8 × 8 1D IDCT for Altera Stratix III.Back to article page