Figure 19From: Pipeline synthesis and optimization of FPGA-based video processing applications with CALSlice versus throughput for all implementations of the 8 × 8 1D IDCT for Xilinx Virtex-5.Back to article page