Figure 18From: Pipeline synthesis and optimization of FPGA-based video processing applications with CALNumber of pipeline stages ( N stage ) versus stage-delay ( T stage ) for the 8 × 8 1D IDCT.Back to article page