Figure 17From: Pipeline synthesis and optimization of FPGA-based video processing applications with CALDataflow graph of the 23002-2 8 ×8 1D IDCT in a single-assignment form.Back to article page