Figure 12From: Pipeline synthesis and optimization of FPGA-based video processing applications with CALThe algorithm of register width minimization on set of operator colorings.Back to article page