Figure 1
From: Pipeline synthesis and optimization of FPGA-based video processing applications with CAL
C AL to HDL design flow with the proposed C AL to C AL pipeline optimization strategy.
Figure 1 | EURASIP Journal on Image and Video Processing