Figure 1From: Pipeline synthesis and optimization of FPGA-based video processing applications with CALC AL to HDL design flow with the proposed C AL to C AL pipeline optimization strategy.Back to article page