Figure 9From: An FPGA-based processing pipeline for high-definition stereo videoFPGA architecture of the disparity estimation. The higher stages keep the incoming lines in a synchronization buffer, until disparities are propagated from the lowest stages.Back to article page