Figure 6
From: An FPGA-based processing pipeline for high-definition stereo video
Proposed caching principle. The left subfigure illustrates an example access pattern. The right subfigure illustrates the cache load and discard sequence.
Figure 6 | EURASIP Journal on Image and Video Processing