Figure 5
From: An FPGA-based processing pipeline for high-definition stereo video
Image warping data path implementation. The design is fully pipelined for maximum throughput. The division in the inverse homography block is realized using a pipelined CORDIC algorithm.