Figure 5From: Performance analysis of massively parallel embedded hardware architectures for retinal image processingOverview of the Coarse Grain Processor Array architecture.Back to article page