Figure 6From: An FPGA-based processing pipeline for high-definition stereo videoProposed caching principle. The left subfigure illustrates an example access pattern. The right subfigure illustrates the cache load and discard sequence.Back to article page