Figure 4From: An FPGA-based processing pipeline for high-definition stereo videoImage warping architecture overview. The cache and prefetch sub-block ensures optimal caching, where every pixel is read only once from external memory. The warping sub-unit computes the necessary coordinate transformations.Back to article page